source: xtideuniversalbios/trunk/XTIDE_Universal_BIOS/Inc/CustomDPT.inc@ 367

Last change on this file since 367 was 365, checked in by aitotat@…, 13 years ago

Changes to XTIDE Universal BIOS:

  • Errors from AH=9h are stored to DPTs again.
  • XT build fits in 8k again.
File size: 4.7 KB
RevLine 
[99]1; Project name : XTIDE Universal BIOS
[3]2; Description : Defines for DPT structs containing custom
3; Disk Parameter Table used by this BIOS.
4%ifndef CUSTOMDPT_INC
5%define CUSTOMDPT_INC
6
[150]7; Base DPT for all device types
[173]8struc DPT ; 10 bytes
[3]9 ; General Disk Parameter Table related
[158]10 .wFlags:
11 .bFlagsLow resb 1
12 .bFlagsHigh resb 1
[150]13 .bIdevarsOffset resb 1 ; Offset to IDEVARS for this drive
[3]14
[150]15 ; IDE Drive related
[238]16 ; .bLbaHeads and .twLbaSectors are used for LBA addressing only.
[237]17 .bLbaHeads: resb 1 ; Number of LBA assisted heads (1...255)
[227]18 .twLbaSectors resb 2 ; 48-bit sector count for LBA addressing
[238]19
20 ; .wPchsCylinders and .bPchsSectors are used for CHS addressing only.
[227]21 .wPchsCylinders resb 2 ; Number of P-CHS Cylinders (1...16383)
22 .wPchsHeadsAndSectors:
23 .bPchsHeads resb 1 ; Number of P-CHS heads (1...16)
24 .bPchsSectors resb 1 ; Number of P-CHS Sectors per Track (1...63)
[150]25endstruc
[3]26
[158]27; Bit definitions for DPT.bFlagsLow
28MASKL_DPT_CHS_SHIFT_COUNT EQU (7<<0) ; Bits 0...3, P-CHS to L-CHS bit shift count (0...4)
29FLGL_DPT_SLAVE EQU FLG_DRVNHEAD_DRV ; (1<<4), Drive is slave drive
30MASKL_DPT_ADDRESSING_MODE EQU (3<<5) ; Bits 5..6, Addressing Mode (bit 6 == FLG_DRVNHEAD_LBA)
31FLGL_DPT_ENABLE_IRQ EQU (1<<7)
[3]32
[158]33; Bit definitions for DPT.bFlagsHigh
34FLGH_DPT_REVERSED_A0_AND_A3 EQU (1<<0) ; XTIDE mod, Address lines 0 and 3 reversed
[165]35FLGH_DPT_BLOCK_MODE_SUPPORTED EQU (1<<1) ; Use block transfer commands (must be bit 1!)
[175]36%ifdef MODULE_SERIAL
[165]37FLGH_DPT_SERIAL_DEVICE EQU (1<<2) ; Serial Port Device
[175]38%endif
[158]39FLGH_DPT_INTERRUPT_IN_SERVICE EQU (1<<3) ; Set when waiting for IRQ
40
[363]41; IDE device only
[364]42%ifdef MODULE_ADVANCED_ATA
[365]43FLGH_DPT_IORDY EQU (1<<7) ; Controller and Drive supports IORDY
[364]44%endif
[363]45
46; Serial device only
[258]47FLGH_DPT_SERIAL_FLOPPY EQU (1<<4)
48FLGH_DPT_SERIAL_FLOPPY_TYPE_MASK EQU 0e0h
49FLGH_DPT_SERIAL_FLOPPY_TYPE_FIELD_POSITION EQU 5
50
[150]51; Addressing modes for DPT.wFlags
52ADDRESSING_MODE_FIELD_POSITION EQU 5
53ADDRESSING_MODE_LCHS EQU 0 ; L-CHS Addressing Mode (NORMAL in many other BIOSes)
54ADDRESSING_MODE_PCHS EQU 1 ; P-CHS Addressing Mode (LARGE in many other BIOSes)
55ADDRESSING_MODE_LBA28 EQU 2 ; 28-bit LBA Addressing Mode
56ADDRESSING_MODE_LBA48 EQU 3 ; 48-bit LBA Addressing Mode
[3]57
[363]58
59; DPT for ATA devices
60struc DPT_ATA ; 10 + 2 bytes = 12 bytes
61 .dpt resb DPT_size
[365]62 .bBlockSize resb 1 ; Current block size in sectors (do not set to zero!)
63 .bInitError resb 1
[363]64endstruc
65
[365]66; Flags for BOOTMENUINFO.wInitErrorFlags
67FLG_INITERROR_FAILED_TO_SELECT_DRIVE EQU (1<<0)
68FLG_INITERROR_FAILED_TO_INITIALIZE_CHS_PARAMETERS EQU (1<<1)
69FLG_INITERROR_FAILED_TO_SET_WRITE_CACHE EQU (1<<2)
70FLG_INITERROR_FAILED_TO_RECALIBRATE_DRIVE EQU (1<<3)
71FLG_INITERROR_FAILED_TO_SET_BLOCK_MODE EQU (1<<4)
72FLG_INITERROR_FAILED_TO_SET_PIO_MODE EQU (1<<5)
[363]73
[365]74
[364]75; Additional variables needed to initialize and reset Advanced IDE Controllers.
76; EBDA must be reserved for DPTs when using these!
[363]77%ifdef MODULE_ADVANCED_ATA
78struc DPT_ADVANCED_ATA
79 .dpt_ata resb DPT_ATA_size
[364]80 .wControllerID resb 2 ; Controller specific ID WORD (from Advanced Controller detection)
[363]81 .wControllerBasePort resb 2 ; Advanced Controller port (not IDE port)
[364]82 .wMinPioCycleTime resb 2 ; Minimum PIO Cycle Time in ns
83 .bPioMode resb 1 ; Best supported PIO mode
84 .bDevice resb 1 ; Device Type from IDEVARS (overrided when 32-bit controller detected)
[363]85endstruc
86%endif
87
88
[364]89; DPT for Serial devices
[363]90%ifdef MODULE_SERIAL
91struc DPT_SERIAL
92 .dpt resb DPT_size
93
94 .wSerialPortAndBaud:
95 .bSerialPort resb 1 ; Serial connection I/O port address, divided by 4
96 .bSerialBaud resb 1 ; Serial connection baud rate divisor
97endstruc
98%endif
99
100
101; This is the common size for all DPTs. All DPTs must be equal size.
[364]102%ifdef MODULE_ADVANCED_ATA
103LARGEST_DPT_SIZE EQU DPT_ADVANCED_ATA_size
104%else
[363]105LARGEST_DPT_SIZE EQU DPT_ATA_size
[364]106%endif
[363]107
108
[173]109; Number of Sectors per Track is fixed to 63 for LBA assist calculation.
110; 1024 cylinders, 256 heads, 63 sectors = 8.4 GB limit (but DOS does not support more than 255 heads)
111MAX_LCHS_CYLINDERS EQU 1024
112LBA_ASSIST_SPT EQU 63
[3]113
[173]114
[358]115;--------------------------------------------------------------------
116; LIMIT_LBA_CYLINDERS_IN_DXAX_TO_LCHS_CYLINDERS
117; Parameters:
118; DX:AX: Number of LBA cylinders
119; Returns:
120; AX: Number of L-CHS cylinders
121; Corrupts registers:
122; Nothing
123;--------------------------------------------------------------------
124%macro LIMIT_LBA_CYLINDERS_IN_DXAX_TO_LCHS_CYLINDERS 0
125 test dx, dx
126 jnz SHORT %%LoadMaxValueToAX
127 cmp ax, MAX_LCHS_CYLINDERS
128 jbe SHORT %%NoNeedToModify
129%%LoadMaxValueToAX:
130 mov ax, MAX_LCHS_CYLINDERS
131%%NoNeedToModify:
132%endmacro
133
134
[3]135%endif ; CUSTOMDPT_INC
Note: See TracBrowser for help on using the repository browser.