1 | ; Project name : XTIDE Universal BIOS
|
---|
2 | ; Description : Promise PDC 20230-C and 20630 VLB IDE controller
|
---|
3 | ; specifications.
|
---|
4 |
|
---|
5 | ;
|
---|
6 | ; XTIDE Universal BIOS and Associated Tools
|
---|
7 | ; Copyright (C) 2009-2010 by Tomi Tilli, 2011-2013 by XTIDE Universal BIOS Team.
|
---|
8 | ;
|
---|
9 | ; This program is free software; you can redistribute it and/or modify
|
---|
10 | ; it under the terms of the GNU General Public License as published by
|
---|
11 | ; the Free Software Foundation; either version 2 of the License, or
|
---|
12 | ; (at your option) any later version.
|
---|
13 | ;
|
---|
14 | ; This program is distributed in the hope that it will be useful,
|
---|
15 | ; but WITHOUT ANY WARRANTY; without even the implied warranty of
|
---|
16 | ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
---|
17 | ; GNU General Public License for more details.
|
---|
18 | ; Visit http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
|
---|
19 | ;
|
---|
20 |
|
---|
21 | %ifndef PDC20x30_INC
|
---|
22 | %define PDC20x30_INC
|
---|
23 |
|
---|
24 |
|
---|
25 | ; SECTOR_COUNT_REGISTER in programming mode
|
---|
26 | FLG_PDCSCR_UNKNOWN_BIT7 EQU (1<<7) ; Set to 1 for speed setting 7 of device 0 or 1
|
---|
27 | FLG_PDCSCR_ID3 EQU (1<<6) ; VLB bus speed: 0 > 33 MHz, 1 <= 33 MHz
|
---|
28 | POS_PDCSCR_DEV0SPEED EQU 3
|
---|
29 | MASK_PDCSCR_DEV0SPEED EQU (7<<POS_PDCSCR_DEV0SPEED) ; 0 to 7
|
---|
30 | MASK_PDCSCR_DEV1SPEED EQU (7<<0) ; 0 to 7
|
---|
31 |
|
---|
32 |
|
---|
33 | ; LOW_CYLINDER_REGISTER in programming mode
|
---|
34 | ; This is only on PDC 20630!
|
---|
35 | FLG_PDCLCR_DEV0SPEED_BIT4 EQU (1<<7) ; Possibly speed bit 4 (speed settings 8 to 15)?
|
---|
36 | FLG_PDCLCR_DEV1SPEED_BIT4 EQU (1<<6) ; Same as above but for device 1
|
---|
37 | FLG_PDCLCR_DEV0IORDY EQU (1<<5) ; Not sure about this
|
---|
38 | FLG_PDCLCR_DEV1IORDY EQU (1<<4) ; Same as above but for device 15
|
---|
39 | FLG_PDCLCR_ENABLE_EXTRA_REGISTERS EQU (1<<3)
|
---|
40 |
|
---|
41 |
|
---|
42 | ; PDC 20630 specific registers mapped after IDE registers
|
---|
43 | PDC20630_INDEX_REGISTER EQU 8 ; 1F8h
|
---|
44 | PDC20630_DATA_REGISTER EQU 9 ; 1F9h
|
---|
45 |
|
---|
46 | ; PDC 20630 registers to access through index and data register
|
---|
47 | PDCREG0_TIMING_OF_DEV0_LOW EQU 0 ; Low, high, what timings?
|
---|
48 | PDCREG1_TIMING_OF_DEV0_HIGH EQU 1
|
---|
49 | PDCREG2_TIMING_OF_DEV1_LOW EQU 2
|
---|
50 | PDCREG3_TIMING_OF_DEV1_HIGH EQU 3
|
---|
51 | PDCREG7_STATUS EQU 7
|
---|
52 |
|
---|
53 | FLG_PDCSTATUS_DMA_ERROR EQU (1<<4) ; ?
|
---|
54 | FLG_PDCSTATUS_DMA_READ_COMPLETED EQU (1<<1) ; ?
|
---|
55 | FLG_PDCSTATUS_DMA_WRITE_COMPLETED EQU (1<<0) ; ?
|
---|
56 |
|
---|
57 |
|
---|
58 | %endif ; PDC20x30_INC
|
---|