1 | ; Project name : XTIDE Universal BIOS
|
---|
2 | ; Description : Defines for ROMVARS struct containing variables stored
|
---|
3 | ; in BIOS ROM.
|
---|
4 | %ifndef ROMVARS_INC
|
---|
5 | %define ROMVARS_INC
|
---|
6 |
|
---|
7 | ; ROM Variables. There are written to ROM image before flashing.
|
---|
8 | struc ROMVARS
|
---|
9 | .wRomSign resb 2 ; ROM Signature (AA55h)
|
---|
10 | .bRomSize resb 1 ; ROM size in 512 byte blocks
|
---|
11 | .rgbJump resb 3 ; First instruction to ROM init (jmp)
|
---|
12 |
|
---|
13 | .rgbSign resb 8 ; Signature for XTIDE Configurator Program
|
---|
14 | .szTitle resb 31 ; BIOS title string
|
---|
15 | .szVersion resb 23 ; BIOS version string
|
---|
16 |
|
---|
17 | .wFlags resb 2 ; Word for ROM flags
|
---|
18 | .bIdeCnt resb 1 ; Number of available IDE controllers
|
---|
19 | .bBootDrv resb 1 ; Boot Menu default drive
|
---|
20 | .bBootDelay resb 1 ; Boot Menu selection delay in seconds
|
---|
21 | .bMinFddCnt resb 1 ; Minimum number of Floppy Drives
|
---|
22 | .bStealSize resb 1 ; Number of 1kB blocks stolen from 640kB base RAM
|
---|
23 |
|
---|
24 | .ideVars0 resb IDEVARS_size
|
---|
25 | .ideVars1 resb IDEVARS_size
|
---|
26 | .ideVars2 resb IDEVARS_size
|
---|
27 | .ideVars3 resb IDEVARS_size
|
---|
28 | endstruc
|
---|
29 |
|
---|
30 | ; Bit defines for ROMVARS.wFlags
|
---|
31 | FLG_ROMVARS_FULLMODE EQU (1<<0) ; Full operating mode (steals base RAM, supports EBIOS etc.)
|
---|
32 | FLG_ROMVARS_DRVXLAT EQU (1<<2) ; Enable drive number translation
|
---|
33 |
|
---|
34 |
|
---|
35 | ; Controller specific variables
|
---|
36 | struc IDEVARS
|
---|
37 | .wPort resb 2 ; IDE Base Port for Command Block (usual) Registers
|
---|
38 | .wPortCtrl resb 2 ; IDE Base Port for Control Block Registers
|
---|
39 | .bBusType resb 1 ; Bus type
|
---|
40 | .bIRQ resb 1 ; Interrupt Request Number
|
---|
41 | .drvParamsMaster resb DRVPARAMS_size
|
---|
42 | .drvParamsSlave resb DRVPARAMS_size
|
---|
43 | endstruc
|
---|
44 |
|
---|
45 | ; Bus types for IDEVARS.bBusType
|
---|
46 | BUS_TYPE_8_DUAL EQU (0<<1) ; XTIDE transfers with two 8-bit data ports
|
---|
47 | BUS_TYPE_16 EQU (1<<1) ; Normal 16-bit AT-IDE transfers
|
---|
48 | BUS_TYPE_32 EQU (2<<1) ; 32-bit VLB and PCI transfers
|
---|
49 | BUS_TYPE_8_SINGLE EQU (3<<1) ; 8-bit transfers with single 8-bit data port
|
---|
50 |
|
---|
51 |
|
---|
52 | ; Master/Slave drive specific parameters
|
---|
53 | struc DRVPARAMS
|
---|
54 | .wFlags resb 2 ; Drive flags
|
---|
55 | .wCylinders resb 2 ; User specified cylinders (1...16383)
|
---|
56 | .wSectAndHeads:
|
---|
57 | .bSect resb 1 ; User specified Sectors per track (1...63)
|
---|
58 | .bHeads resb 1 ; User specified Heads (1...16)
|
---|
59 | endstruc
|
---|
60 |
|
---|
61 | ; Bit defines for DRVPARAMS.wFlags
|
---|
62 | FLG_DRVPARAMS_USERCHS EQU (1<<0) ; User specified P-CHS values
|
---|
63 | FLG_DRVPARAMS_BLOCKMODE EQU (1<<1) ; Enable Block mode transfers
|
---|
64 |
|
---|
65 |
|
---|
66 | %endif ; ROMVARS_INC
|
---|